IPM BCH
BCH Encoder/Decoder IP Core
IPM BCH
Our IP is customizable to allow you to find the best trade off gate count and latency for your own usecase.
Overview
Nand Flash write cycles are limited. An ECC detects and corrects failed operations, increasing the lifetime of the Nand Flash memory. For Nand Flash-based data storage, using an ECC is mandatory to ensuring data validity. IP-Maker’s powerful ECC is based on the BCH algorithm. The IP-Maker BCH Encoder/Decoder is full-featured with ease-of-use in FPGA and SoC designs.
- ECC for NandFlash Storage Up to 76 error-bits/block
- Configurable block size
- Fully configurable
- Latency
- Datapath
- Error number
- Packet size
- Full hardware implementationfor maximum performance, encoding, errordetectionand correct
- Balanced performance/gatecount
- All Galois fields covered
- ValidatedIP reducesTime-To-Market
Deliverables
- Verilog RTL source code
- Synthesis scripts
- Technical documentation
- Technical support
The IP-Maker BCH Encoder/Decoder is fully configurable, allowing to it reach the best latency or the smallest footprint. Customizable parameters include: Chien Search algorithm, Galois Field, and data path. The IP-Maker BCH Encoder/Decoder IP Core is delivered in Verilog RTL that can be implemented in an ASIC or FPGA. It is fully tested with test bench models and hardware tested with FPGAs. The package includes Verilog RTL code, technical documentation, and a complete test environment.
